Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

3

from that of said second region.

(Currently amended): A method for manufacturing a semiconductor 1 1. 2 power device, comprising: 3 identifying an active region on a semiconductor die, the active region having a 4 central portion and a first peripheral portion disposed about a periphery of said central portion; 5 identifying a first region in said central portion of said active region; 6 identifying a second region in said first peripheral portion of said active region; 7 identifying a third region in said active region; 8 providing fabricating active cells in accordance with a first cell design by which 9 active cells in said first region-will be fabricated; 10 providing fabricating active cells in accordance with a second cell design by which active cells in said second region, wherein a combined current density of said active cells 11 12 fabricated according to said second cell design is greater than a combined current density of said 13 active cells fabricated according to said first cell design during operation of said active cells will 14 be fabricated: and 15 providing a third cell design by which active cells in said third region will be 16 fabricated, 17 wherein first active cells fabricated according to said first cell design are different 18 from second active cells fabricated according to said second cell design, 19 wherein third active cells fabricated according to said third cell-design are 20 different from said first active cells and from said second active cells. 1 2. (Original): The method of claim 1 wherein said first cell design and said 2 second cell design include cell dimensions such that a cell density of said first region is different

1

2

13.

second cell design are memory cells.

PATENT

1 3. (Original): The method of claim 1 wherein said first cell design includes 2 at least one physical dimension different from that included in said second cell design. 1 4. (Original): The method of claim 3 wherein said physical dimension 2 includes a channel width. 1 5. (Original): The method of claim 4 wherein said physical dimension 2 includes a cell die area. 1 6. (Original): The method of claim 1 wherein said first cell design includes a 2 material composition for cells that is different from that of said second cell design. 1 7. (Original): The method of claim 1 wherein said first cell design differs 2 from said second cell design with respect to current density. 1 8. (Original): The method of claim 1 wherein said first cell design differs 2 from said second cell design with respect to source resistance. 1 9. (Original): The method of claim 1 wherein said first cell design differs 2 from said second cell design with respect to transconductance. 1 10. (Original): The method of claim 1 wherein said first cell design differs 2 from said second cell design with respect to gain. 1 11. (Original): The method of claim 1 wherein said first cell design differs 2 from said second cell design with respect to threshold voltage. 1 12. (Original): The method of claim 1 wherein said first cell design and said 2 second cell design are field effect transistors.

(Original): The method of claim 1 wherein said first cell design and said

14.

1

2	accordance with the method of claim 1.
1	15. (New): The method of claim 1 further comprising disposing a plurality of
2	terminating cells about a periphery of said active region.
1	16. (New): The method of claim 1 wherein said active region further has a
2	second peripheral portion disposed about a peripheral region of said first peripheral portion, the
3	method further comprising identifying a third region in said second peripheral portion and
4	fabricating active cells in accordance with a third cell design in said third region, wherein during
5	operation of said active cells a combined current density of said active cells fabricated according
6	to said third cell design is greater than both said combined current density of said active cells
7	fabricated according to said first cell design and said combined current density of said active
8	cells fabricated according to said second cell design.
1	17. (New): A method for manufacturing a semiconductor power device,
2	comprising:
3	identifying an active region on a semiconductor die;
4	identifying a first region in said active region;
5	identifying a second region in said active region;
6	identifying a third region in said active region;
7	providing a first cell design by which active cells in said first region will be
8	fabricated;
9	providing a second cell design by which active cells in said second region will be
10	fabricated; and
11	providing a third cell design by which active cells in said third region will be
12	fabricated,
13	wherein first active cells fabricated according to said first cell design are different
14	from second active cells fabricated according to said second cell design,

(Previously presented): A semiconductor power device fabricated in

PATENT

15	wherein third active cells fabricated according to said third cell design are
16	different from said first active cells and from said second active cells,
17	wherein said first cell design and said second cell design are memory cells